



Efficient Algorithms for Resistance and Capacitance Calculation Problems in the Design of Flat Panel Display

Wenjian Yu¹ and Taotao Lu²

¹Department of Computer Science and Technology
Tsinghua University

²Huada Empyrean Software Co., Ltd.


Oct. 28, 2017

Outline

- Background of FPD Design Automation
- A Hybrid Method for Calculating Wire Resistance
- Floating Random Walk Based Capacitance Solver
- Conclusions


Background

- We are surrounded by FPDs
 - Very-large, high-brightness displays
 - Small-area, high-resolution, low-power
 - Thin-film transistor (TFT) based active matrix technology
 - LCD, OLED with glass/plastic substrate
 - Designing high-performance/low-cost FPDs
- The CAD flow for FPD Design
 - Wire resistance and capacitance need be calculated to validate the signal timing and high display quality



Background

- The difference to the parasitic extraction of VLSI circuit
 - The proximity of interconnect wires is less, so that capacitance is smaller and contributes less to signal delay
 - Instead of pursuing small delay, the object in FPD design is keeping almost equal signal delay to display pixels
 - **Wire resistance calculation is important**
- Touch panel technology
 - Largely enhance the interactivity and user experience
 - TP-FPD includes more complex internal structure
 - Capacitive touch sensor has advantages in durability, reliability and capability
 - Accurate capacitance calculation is needed



Background

- Our contributions

- A resistance calculation technique for FPD wire design
- A capacitance calculation technique for TP design
- They are more efficient than existing techniques, and are applied to actual FPD and TP-FPD designs


Outline

- Background of FPD Design Automation
- A Hybrid Method for Calculating Wire Resistance
- Floating Random Walk Based Capacitance Solver
- Conclusions


Wire Resistance Calculation

■ Structure characteristics

- Narrow routing area and equal-resistance object make wires with very complex geometry
- Since planar manufactory technology is employed, the wire geometry can often be regarded as a 2-D structure



Structure with slits



A snake-like wire

Wire with multi-edge port

- Call for field solver!

Wire Resistance Calculation

■ 2-D boundary element method

Electric potential $u(\mathbf{r})$ fulfills:


$$\nabla^2 u(\mathbf{r}) = \frac{\partial^2 u(\mathbf{r})}{\partial x^2} + \frac{\partial^2 u(\mathbf{r})}{\partial y^2} = 0$$

and boundary conditions:

$$\begin{cases} u(\mathbf{r}) = u_0, & \text{at } \Gamma_{u1} \text{ or } \Gamma_{u2} \\ \frac{\partial u(\mathbf{r})}{\partial \vec{n}} = 0, & \text{at } \Gamma_q \end{cases}$$

Resistance

$$R = \frac{V_1 - V_2}{I} = \frac{1}{I} = \left(\int_{\Gamma_{u1}} \sigma \frac{\partial u(\mathbf{r})}{\partial \vec{n}} d\mathbf{r} \right)^{-1}$$



□ Discretize boundary Γ into N elements (segments)


□ Direct BIE $\frac{1}{2} u_k = \sum_{j=1}^N q_j \int_{\Gamma_j} u_k^*(\mathbf{r}) d\mathbf{r} - \sum_{j=1}^N u_j \int_{\Gamma_j} q_k^*(\mathbf{r}) d\mathbf{r}, \quad k = 1, \dots, N$

$u_k^*(\mathbf{r})$ and $q_k^*(\mathbf{r})$ are two known Green's functions $\longrightarrow Ax = b$

□ x consists of q unknowns and u unknowns

Wire Resistance Calculation

- 2-D boundary element method
 - With an automatic boundary partition approach, it works well for some small structures
 - For the long-wire structure, a lot of unknowns involved
- An analytical-BEM coupled approach
 - Follows the divide-and-conquer idea
 - Divide the wire into some portions with long rectangle shape and the remaining portions
 - The rectangle part is solved with analytical formula
 - The remain parts are solved with BEM individually
 - Their results are combined to get the final result



Wire Resistance Calculation

Algorithm 1: The analytical-BEM coupled approach

```
1: R := 0;
2: Calculate the tilt angle  $\theta_i$ , ( $i=1, \dots, n$ ) of all outer-loop edges
   of the wire profile;
3: For  $i=1, \dots, n$  //  $n$  is the number of outer-loop vertices
4:   For  $j=i+1, \dots, n$ 
5:     If  $|\theta_j - \theta_i| < \theta_{tol}$ , then
6:       Calculate the valid rectangle;
7:       If there is a rectangle with length/width ratio  $> \eta$ , then
8:         Obtain a long-wire rectangle by cutting length of 3X
           width from the both ends of the valid rectangle;
9:         Calculate resistance  $R_{rec}$  of the long-wire rectangle;
10:         $R := R + R_{rec}$ ;
11:        Cut off the long-wire rectangle, and adjust ports;
12:       Endif
13:     Endif
14:   Endfor
15:Endfor
16:For each left portion of the wire,
17: Use BEM to calculate resistance  $R_{lef}$ ;
18:  $R := R + R_{lef}$ ;
19:EndFor
```

Wire Resistance Calculation



- Numerical results of *Res2d*
 - Use LAPACK to solve $Ax=b$ in BEM
 - Experiments on a Linux server with Xeon 6-core CPU
 - Several FPD wires are calculated (assuming $\sigma=1$)
 - Results compared with Raphael RC2 (golden tool)

Case	Raphael RC2			Res2d			
	#grid	R ($\Omega \cdot \mu\text{m}$)	Time (s)	#element	R ($\Omega \cdot \mu\text{m}$)	Error (%)	Time (s)
1	703K	4.158	2513.4	3873	4.183	0.60	5.54
2	--	--	--	1547	261.2	--	1.48
3	100K	91.43	82.3	848	90.87	-0.61	0.25
4	57K	2.092	40.1	280	2.08	-0.57	0.01
5	--	--	--	3931	1770	--	5.92

*300X~400X
Faster!*

Wire Resistance Calculation

- Numerical results of *Res2d* (a real design)



both straight segments and slits

Res2d costs 15.3 seconds to calculate the resistance. The result is 18.138Ω , which well matches the result from a third-party solver based on FEM.

Outline

- Background of FPD Design Automation
- A Hybrid Method for Calculating Wire Resistance
- Floating Random Walk Based Capacitance Solver
- Conclusions

TP-FPD Capacitance Calculation



- Structure complexity

- Touch sensor, FPD wires, finger stylus
- Calls for 3-D field-solver solution

- Methods for 3-D capacitance solver

- Finite difference/finite element method
 - Stable, versatile; slow
- Boundary element method
 - Fast, handle complex geometry
 - Not scalable, need discretization (may affect accuracy)
- Floating random walk method
 - Scalable for large problem (low memory cost)
 - No discretization of problem domain (stable accuracy)

$$Ax = b$$



Raphael, Q3D

FastCap, Act3D
QBEM/HBEM

QuickCap/Rapid3D, RWCap

TP-FPD Capacitance Calculation

- The basics of FRW method

- Integral formula for the electrostatic potential

$$\phi(\mathbf{r}) = \oint_{S_1} P_1(\mathbf{r}, \mathbf{r}^{(1)}) \phi(\mathbf{r}^{(1)}) ds^{(1)}$$

P_1 is called **surface Green's function**, and can be regarded as a probability density function

- Monte Carlo method: $\phi(\mathbf{r}) = \frac{1}{M} \sum_{m=1}^M \phi_m$


ϕ_m is the potential of a point on S_1 , randomly sampled with P_1

- What if ϕ_m is unknown? expand the integral recursively

$$\phi(\mathbf{r}) = \oint_{S_1} P_1(\mathbf{r}, \mathbf{r}^{(1)}) \oint_{S_2} P_1(\mathbf{r}^{(1)}, \mathbf{r}^{(2)}) \dots$$


$$\oint_{S_k} P_1(\mathbf{r}^{(k-1)}, \mathbf{r}^{(k)}) \phi(\mathbf{r}^{(k)}) ds^{(k)} \dots ds^{(2)} ds^{(1)}$$

This spatial sampling procedure is called **floating random walk**



TP-FPD Capacitance Calculation

- The Markov random process + MC method prove the correctness of the FRW method
- A 2-D example with 3 walks
 - Use maximal cubic transition domain
- How to calculate capacitances?



Definition:
$$\begin{bmatrix} C_{11} & C_{12} & C_{13} \\ C_{12} & C_{22} & C_{23} \\ C_{13} & C_{23} & C_{33} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \end{bmatrix} = \begin{bmatrix} Q_1 \\ Q_2 \\ Q_3 \end{bmatrix} \quad \longrightarrow \quad Q_1 = C_{11}V_1 + C_{12}V_2 + C_{13}V_3$$

Integral for calculating charge (Gauss theorem)


$$\begin{aligned} Q_1 &= \oint_{G_1} F(\mathbf{r}) \cdot \hat{n} \cdot \nabla \phi(\mathbf{r}) d\mathbf{r} = \oint_{G_1} F(\mathbf{r}) \cdot \hat{n} \cdot \nabla \oint_{S_1} P_1(\mathbf{r}, \mathbf{r}^{(1)}) \phi(\mathbf{r}^{(1)}) ds^{(1)} ds \\ &= \oint_{G_1} F(\mathbf{r}) g \oint_{S_1} P_1(\mathbf{r}, \mathbf{r}^{(1)}) \phi(\mathbf{r}^{(1)}) \omega(\mathbf{r}, \mathbf{r}^{(1)}) ds^{(1)} ds \end{aligned}$$

weight value, estimate of C_{11}, C_{12}, C_{13} coefficients

TP-FPD Capacitance Calculation

■ The secrets of fast FRW solver for VLSI interconnects


- Cubic transition domain fits geometry
- Numerically pre-calculate transition probabilities and weight values
- Importance sampling; placement of Gaussian surface; space management



■ Differences in VLSI design & TP-FPD design

Cap. Extract. for VLSI vs. Cap. Simul. for TP-FPD


Conductor geometry	Mostly Manhattan shape, with moderate aspect ratio	Generally non-Manhattan shape, with very large aspect ratio
Dielectric environment	On-chip dielectric insulators; relatively fixed dielectric profile	In-device dielectrics and out-device air; arbitrary dielectric configuration
Accuracy demand	Mainly self-capacitance for delay calculation	Need accurate coupling capacitances



TP-FPD Capacitance Calculation

■ Proposed techniques

- Geometry engine for non-Manhattan metal shape, which allows planar rotation of transition cube
- A unified dielectric pre-characterization approach
 - Dielectric homogenization or a new approach?



Works only if the permittivity ratio ≤ 2 , and Has larger error

Pre-characterize the two-dielectric configurations with $0.1 \leq r < 1$;
Allows permittivity ratio up to 10 !

TP-FPD Capacitance Calculation

■ Proposed techniques

- A unified dielectric pre-characterization approach
 - Experimental results with 3 TP-FPD structures
 - Dielectric permittivity ranges from 1.0 to 7.0

Case	RWCap [13]		Proposed method			Homogenization [9]		
	Time	Mem.	Time	Mem.	Error	Time	Mem.	Error
1	2.3s	9.6MB	2.4s	12.4MB	<0.1%	2.8s	251MB	<0.1%
2	539s	5.7MB	530s	11.2MB	<0.1%	629s	250MB	<0.1%
3	222s	21MB	227s	34.7MB	0.01%	40.3s	273MB	-13%

- Homogenization approach with modification has large error
- The new approach is accurate and consumes less memory
- With only 177MB pre-characterization data, it suits to any dielectric profile of TP-FPD technology


TP-FPD Capacitance Calculation

■ Proposed techniques

- Parallel simulation on a computer cluster
 - For accurately calculating the coupling capacitances, further acceleration is necessary
 - Develop a parallel FRW algorithm for distributed computing
 - To minimize communication, distribute the task through setting suitable termination criterion

$$err \propto \frac{1}{\sqrt{N_{walk}}} \rightarrow err' = \sqrt{n_{proc}} \cdot err$$


- Each process runs independently until its termination is reached



TP-FPD Capacitance Calculation

■ Proposed techniques

- Parallel simulation on a computer cluster
 - Implemented with MPI on a homogenous cluster
 - Three test cases are run with 0.1% 1- σ error



With 120 processes, the speedup is 91X, 111X and 113X

Notice in our previous work [GLSVLSI'2016], the speedup is at most 67X, under same settings

Outline

- Background of FPD Design Automation
- A Hybrid Method for Calculating Wire Resistance
- Floating Random Walk Based Capacitance Solver
- Conclusions

Conclusions

- Efficient resistance/capacitance calculation techniques have been developed for the design of high-quality FPD and TP-FPD
- The applications in Empyrean CAD toolset validated their effectiveness and practicality
- They have brought benefits to the time-to-market and yield of FPD products

Thank You !



Wenjian Yu / Tsinghua University, China

<http://numbda.cs.tsinghua.edu.cn>