

# An efficient method for comprehensive modeling and parasitic extraction of cylindrical through-silicon vias in 3D ICs\*

Yao Qiang(姚蔷)<sup>1</sup>, Ye Zuochang(叶佐昌)<sup>1</sup>, and Yu Wenjian(喻文健)<sup>2, †</sup>

<sup>1</sup>Institute of Microelectronics, Tsinghua University, Beijing 100084, China

<sup>2</sup>Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China

**Abstract:** To build an accurate electric model for through-silicon vias (TSVs) in 3D integrated circuits (ICs), a resistance and capacitance (RC) circuit model and related efficient extraction technique are proposed. The circuit model takes both semiconductor and electrostatic effects into account, and is valid for low and medium signal frequencies. The electrostatic capacitances are extracted with a floating random walk based algorithm, and are then combined with the voltage-dependent semiconductor capacitances to form the equivalent circuit. Compared with the method used in Synopsys's Sdevice, which completely simulates the electro/semiconductor effects, the proposed method is more efficient and is able to handle the general TSV layout as well. For several TSV structures, the experimental results validate the accuracy of the proposed method for the frequency range from 10 kHz to 1 GHz. The proposed method demonstrated 47× speedup over the Sdevice for the largest 9-TSV case.

**Key words:** 3D IC; through silicon via (TSV); parasitic extraction; floating random walk algorithm; metal–oxide–semiconductor (MOS) capacitance

**DOI:** 10.1088/1674-4926/36/8/085006

**EEACC:** 0220; 0240G; 2220C

## 1. Introduction

Three-dimensional integrated circuits (3D ICs) are generally considered to be one of the most prominent solutions that offer a way beyond Moore's law. A through-silicon via (TSV) is a popular choice for the vertical signal connection in 3D ICs and it is compatible with current process technologies. Some IC products, such as CMOS image sensors, have been manufactured using the TSV based 3D IC technology. The 3D IC technology will be applied to more commercial products.

The accurate extraction of resistance and capacitance (RC) parasitics of TSVs is essential in studying the performance and power consumption of 3D ICs. It is important for both the design-time circuit optimization, and the performance verification guaranteeing a reasonable production yield. Because TSVs across two IC tiers penetrate the silicon substrate, there is a kind of cylindrical metal–oxide–semiconductor (MOS) capacitor around the TSV, in addition to the conventional electrostatic capacitances among metal wires. As shown in Figure 1,  $C_{TSV}$  between a TSV and its surrounding silicon stands for the MOS capacitance, while other capacitance components belong to the conventional electrostatic capacitance. To accurately model the parasitic effects of TSV, all these capacitance components should be considered. This requires a comprehensive treatment to the semiconductor effect and electrostatic field. Field-solver simulators, such as the Sdevice of Synopsys<sup>[1]</sup>, is able to perform a complete extraction of the TSV structure, and produce accurate capacitance results. However, this kind of field solver employs an electromagnetic finite element method (FEM), and costs huge runtime and memory usage.

In Reference [2], the RLC parameters of the TSV were modeled as functions of physical parameters and metal char-

acteristics. However, only one TSV was considered for modeling the semiconductor effect in MOS capacitance, with effects from surrounding TSVs ignored. In Reference [3], an equivalent circuit model was built for a 2-TSV layout structure. The method cannot be extended to the scenario with multiple TSVs. A model considering multiple TSVs was proposed based on the multi-conductor transmission line theory in Reference [4]. However, the silicon depletion region around the TSV was ignored in that work. In References [5–8], the focus is on the electrostatic capacitance among ITVs and horizontal wires, instead of the complete RC parasitics including the MOS capacitance. We see that the existing works either consider the MOS capacitance and electrostatic capacitance separately, or are not suit-




Figure 1. Cross-section view of TSVs and conventional interconnect wires in a 3D IC.

\* Project supported by the National Natural Science Foundation of China (No. 61422402), and the Tsinghua University Initiative Scientific Research Program.

† Corresponding author. Email: yu-wj@tsinghua.edu.cn

Received 1 February 2015, revised manuscript received 11 March 2015




Figure 2. A structure with one TSV. (a) The cross-section view. (b) The top view.

able for arbitrary circuit layout with multiple TSVs and metal wires. The only possible tool for capturing both semiconductor and electrostatic capacitances is the simulator-like Sdevice<sup>[1]</sup>, which solves 3D semiconductor and electromagnetic Poisson equations. However, for a general TSV layout in 3D IC, this kind of simulator suffers from the huge computing expense.

In this work, we combine both extraction techniques for MOS capacitance and for electrostatic capacitance, establishing a comprehensive modeling and extraction framework for the general TSV layout. This framework includes a RC equivalent circuit suitable for low and medium signal frequencies, the analytical extraction technique for MOS capacitance, and a random walk based extraction technique for electrostatic capacitance. The random walk based technique is advantageous over the conventional deterministic methods for capacitance extraction, like the FEM and boundary element method, because it does not rely on generating and solving a matrix equation. Compared with the deterministic methods, the floating random walk method is very suitable for large-scale structures<sup>[8, 10]</sup>. The proposed hybrid method exhibits good modeling accuracy at 1 GHz signal frequency, and demonstrates up to 47× speedup over the Sdevice based simulation method for multi-TSV test cases.

## 2. Background

### 2.1. The MOS capacitance of a single TSV

In this subsection, we discuss the MOS capacitance of a TSV in the situation where only a single TSV exists in the circuit layout<sup>[2]</sup>. The TSV serves as the interconnection between the bottom tier and the top tier, as shown in Figure 2. The copper metal, silicon oxide liner and the silicon substrate form a cylindrical MOS structure. With given voltage imposed on the TSV, there is a depletion region in the silicon around the TSV. Therefore, the MOS capacitance includes the contributions from the oxide liner region and the depletion region. Among them, the liner capacitance

$$C_{ox} = \frac{2\pi\epsilon_{ox}l_{TSV}}{\ln \frac{R_{ox}}{R_{metal}}}, \quad (1)$$

where  $R_{metal}$ ,  $R_{ox}$ ,  $l_{TSV}$ , and  $\epsilon_{ox}$  are the metal radius, the oxide liner radius, the length of the TSV, and the permittivity of oxide, respectively (see Figure 2(b)).

To get the radius for the depletion region ( $R_{dep}$ ) and the capacitance  $C_{dep}$  we have to solve a 1-D Poisson equation in a cylindrical coordinate system<sup>[2]</sup>. Firstly, we obtain the formula for the Si-SiO<sub>2</sub> surface potential ( $\phi_s$ ):

$$\phi_s = \frac{qN_a(R_{dep}^2 - R_{ox}^2)}{4\epsilon_{si}} - \frac{qN_aR_{dep}^2}{2\epsilon_{si}} \ln \frac{R_{ox}}{R_{dep}}, \quad (2)$$

where  $N_a$  is the doping concentration of the P-Si substrate and  $\epsilon_{si}$  is the permittivity of silicon.  $R_{dep}$  varies with the change of voltage imposed on the TSV ( $V_{TSV}$ ). With the TSV bias voltages from low to high, there are three distinct regions of operation in the silicon substrate: accumulation, depletion, and inversion. The flat-band voltage ( $V_{fb}$ ) of the TSV is defined as the TSV voltage at which  $\phi_s$  equals to zero. At that situation,  $R_{dep}$  equals to  $R_{ox}$ , which can be derived from Equation (2). When the TSV voltage becomes larger than  $V_{fb}$ , the operation region is converted from accumulation to depletion. The flat-band voltage can be calculated with<sup>[9]</sup>:

$$V_{fb} = \phi_{ms} - \frac{Q_s}{C_{ox}}, \quad (3)$$

where  $\phi_{ms}$  is the work function difference of copper and silicon<sup>[9]</sup>, and  $Q_s$  is the charges inside the oxide liner.

$$Q_s = 2\pi R_{ox} Q_{ot} l_{TSV}, \quad (4)$$

where  $Q_{ot}$  is the oxide charge density<sup>[9]</sup>. As  $V_{TSV}$  increases beyond a threshold voltage ( $V_{th}$ ), the MOS capacitance transfers from the depletion operation region to the inversion operation region.  $V_{th}$  is defined as the TSV voltage at which  $\phi_s$  equals to the double of Fermi potential ( $\phi_{Bp}$ )<sup>[9]</sup>.

$$\phi_{Bp} = \frac{kT}{q} \ln \frac{N_a}{n_i}, \quad (5)$$

where  $T$  and  $k$  represent the temperature and Boltzmann constant, respectively.  $n_i$  is the intrinsic carrier concentration, and  $q$  is the electrical charge of an electron. With Equations (2) and (5), we have:

$$\frac{qN_a(R_{dep}^2 - R_{ox}^2)}{4\epsilon_{si}} - \frac{qN_aR_{dep}^2}{2\epsilon_{si}} \ln \frac{R_{ox}}{R_{dep}} - 2\frac{kT}{q} \ln \frac{N_a}{n_i} = 0. \quad (6)$$

The value of  $R_{dep}$  corresponding to  $V_{th}$  can be solved with Equation (6), and it is denoted by  $R_{max}$ . Then,  $V_{th}$  can be obtained.

$$V_{th} = V_{fb} + 2\phi_{Bp} + \frac{qN_a(R_{max}^2 - R_{ox}^2)}{2\pi\epsilon_{ox}} \ln \frac{R_{ox}}{R_{metal}}. \quad (7)$$

For most ICs, the signal voltage on the TSV is between 0 and VDD. It is easy to see from Equation (3) that the flat band voltage  $V_{fb}$  is negative. Thus, the whole accumulation operation region and part of the depletion operation region do not need to be taken into account. Within the working voltage region, the TSV MOS capacitance is the series combination of the oxide and depletion capacitances, calculated by:

$$C_{TSV} = \frac{C_{ox}C_{dep}}{C_{ox} + C_{dep}}, \quad (8)$$

where

Table 1. Geometry parameters and doping concentration for the test case with one TSV.

| $R_{\text{metal}}$ ( $\mu\text{m}$ ) | $R_{\text{ox}}$ ( $\mu\text{m}$ ) | $l_{\text{TSV}}$ ( $\mu\text{m}$ ) | $N_a$ ( $\text{cm}^{-3}$ ) |
|--------------------------------------|-----------------------------------|------------------------------------|----------------------------|
| 2.5                                  | 2.6182                            | 20                                 | $2 \times 10^{15}$         |

$$C_{\text{dep}} = \frac{2\pi\epsilon_{\text{si}}l_{\text{TSV}}}{\ln\frac{R_{\text{dep}}}{R_{\text{ox}}}} \quad (9)$$

As long as  $V_{\text{TSV}}$  belongs to the range of the depletion operation region,  $R_{\text{dep}}$  can be solved from

$$V_{\text{TSV}} = V_{\text{fb}} + \phi_s + \frac{qN_a(R_{\text{dep}}^2 - R_{\text{ox}}^2)}{2\pi\epsilon_{\text{ox}}} \ln\frac{R_{\text{ox}}}{R_{\text{metal}}}. \quad (10)$$

The depletion capacitance  $C_{\text{dep}}$  becomes the minimum at the inversion operation region, because  $R_{\text{dep}}$  reaches its maximum value  $R_{\text{max}}$ . This minimum depletion capacitance ( $C_{\text{dep,min}}$ ) is:

$$C_{\text{dep,min}} = \frac{2\pi\epsilon_{\text{si}}l_{\text{TSV}}}{\ln\frac{R_{\text{max}}}{R_{\text{ox}}}}, \quad (11)$$

The above derivation shows that the MOS capacitance is depending on the voltage on the TSV. This is a distinct difference from the conventional electrostatic capacitance. To validate the accuracy of the above formulas, simulation experiments are carried out with the Sdevice whose results are compared with those from Equations (1)–(11). For a structure with a copper TSV embedded in a P-Si silicon layer, we set the geometry parameters and the doping concentration as those listed in Table 1.

Considering  $V_{\text{TSV}}$  ranging from 0 to 3 V, the MOS capacitance of the TSV is calculated from Equations (1)–(11) and simulated with the Sdevice. For this case,  $V_{\text{fb}}$  equals to  $-0.24$  V according to Equation (3),  $V_{\text{th}}$  equals to 0.97 V according to Equations (3), (6), and (7).  $C_{\text{TSV}}$  remains  $C_{\text{dep,min}}$  and equals to  $3.75 \times 10^{-14}$  F for the inversion operation region according to Equations (6), (8) and (11).  $C_{\text{TSV}}$  is calculated from Equations (3), (8)–(10) for the depletion operation region. A comparison of the analytical method and Sdevice results is plotted in Figure 3. It shows that the maximum discrepancy between both methods is less than 2.1%. This verifies the accuracy of the analytical model for calculating the MOS capacitance of a single cylindrical TSV.

## 2.2. Electrostatic coupling capacitances among TSVs

The electrostatic coupling capacitances among TSVs and conventional wires may be comparable to the MOS capacitance and cannot be ignored<sup>[5, 7, 8]</sup>. There are many capacitance extraction techniques for conventional interconnect wires<sup>[11]</sup>. However, for the cylindrical TSVs especially in the context of general layout, specific field solver techniques are necessary to guarantee a satisfying accuracy<sup>[8, 12]</sup>.

Recently, an efficient floating random walk (FRW) based approach was proposed to extract the electrostatic capacitances of TSVs<sup>[8]</sup>. The approach produces highly accurate results, and is ten times faster than existing capacitance solvers. The basic ideas in this approach are briefly introduced as follows.




Figure 3. The result comparison of the analytical method and the Sdevice simulation method.




Figure 4. The floating random walks for potential and capacitance calculations.

The fundamental formula of the FRW algorithm is

$$\phi(r) = \oint_S P(r, r^{(1)})\phi(r^{(1)})dr^{(1)}, \quad (12)$$

where  $\phi(r)$  is the electric potential at point  $r$ , and  $S$  is a closed surface surrounding  $r$ .  $P(r, r^{(1)})$  is called the surface Green's function. If  $\phi(r^{(1)})$  is unknown, we apply Equation (12) recursively to obtain the following nested formula:

$$\begin{aligned} \phi(r) = & \oint_{S(1)} P^{(1)}(r, r^{(1)}) \oint_{S(2)} P^{(2)}(r^{(1)}, r^{(2)}) \dots \\ & \oint_{S(k+1)} P^{(k+1)}(r^{(k)}, r^{(k+1)}) \phi(r^{(k+1)}) dr^{(k+1)} \dots dr^{(2)} dr^{(1)}, \end{aligned} \quad (13)$$

where  $S(i)$  ( $i = 1, \dots, k + 1$ ) is the surface of the  $i$ -th cube centered at  $r^{(i-1)}$ .  $P^{(i)}(r^{(i-1)}, r^{(i)})$ , ( $i = 1, \dots, k + 1$ ), are the surface Green's functions relating to the potentials at  $r^{(i-1)}$  to  $r^{(i)}$ . This can be interpreted as a floating random walk procedure, as shown in Figure 4. To calculate the coupling capacitance between conductor blocks, the charge of the conductor is related with the electric potential through the Gauss theorem.

Therefore, with the random walks starting from the Gaussian surface of a specified conductor (master), we can calculate




Figure 5. A Manhattan transition cube compared to a rotated transition cube.

the coupling capacitance between the master and other conductors (see Figure 4)<sup>[10]</sup>. The FRW based capacitance extraction is a discretization-free method, and thus enjoys the advantages of better scalability for large structures, tunable accuracy, and higher parallelism, etc.

In Reference [8], the FRW algorithm was extended to handle the cylindrical TSV structures. The idea is to allow the transition cube which is suitable for the conventional Manhattan shape of interconnects to rotate an angle for better touching the TSV surface (see Figure 5). This increases the probability of terminating the random walk quickly, and therefore improves the computational efficiency. Also, a special space management technique was devised to accelerate the calculation of size of maximum FRW hop for a general, large layout including wires and TSVs.

### 3. A comprehensive parasitic model and extraction methodology for TSVs

The purpose of this work is to combine the existing works on MOS capacitance calculation (Section 2.1) and the electrostatic capacitance extraction (Section 2.2) for an efficient and comprehensive modeling and extraction framework for the general TSV layout. Our focus is to derive the equivalent circuit for analyzing the signal integrity on a single TSV net (which we call “victim TSV”) and to propose an efficient extraction technique. Because the signal frequency of ICs is not very high in most scenarios, we only consider the low and medium frequency range. Therefore, in this work we do not consider the inductance effect among the TSVs.

Due to the lossy nature of the silicon substrate, the substrate resistances need to be considered as well. For a homogeneous silicon substrate, the resistance element is in parallel to the capacitance element, and can be calculated with:

$$R_{si} = \frac{\epsilon_{si}}{\sigma_{si} C_{si}}, \quad (14)$$

where  $\sigma_{si}$  is the electrical conductivity of silicon. Therefore, we will focus our discussion on the capacitance elements modeling bulk silicon effect, MOS effect and other electrical coupling effects, and the resulted RC equivalent circuit model.




Figure 6. A two-TSV structure.

#### 3.1. Two-TSV structure

We first consider a simple layout including only two TSVs, and present the equivalent RC circuit model. As shown in Figure 6, the impact from other TSV (“aggressor”) on the victim TSV is considered. Because of the size of the TSV, its DC resistance is negligible. Therefore in Figure 6, each TSV corresponds to a circuit node, and R and C elements reflect the couplings among two TSVs and the grounded substrate. In the equivalent circuit,  $C_{tsv}$ ’s and  $C_{si}$ ’s represent the MOS capacitances and the electrostatic capacitances in the silicon substrate, respectively. The parallel  $R_{si}$ ’s models the conduction effect of silicon and can be calculated with Equation (14).  $C_{tsv}$ ’s can be calculated with the techniques in Section 2.1, while  $C_{si}$ ’s can be extracted with the FRW based field solver<sup>[8]</sup>.

This circuit model depicts both the semiconductor effect and electrostatic coupling. With it, the lump-port elements of the circuit can be easily derived. For example, the total admittance between TSV #1 and other conductors in Figure 6 can be derived:

$$Y_1 = \frac{j\omega C_{tsv,1} Y_3}{j\omega C_{tsv,1} + Y_3}, \quad (15)$$

where  $\omega$  is the angular frequency of the signal, and

$$Y_3 = j\omega C_{si,g1} + \frac{1}{R_{si,g1}} + \frac{\left(j\omega C_{si,12} + \frac{1}{R_{si,12}}\right) Y_4}{j\omega C_{si,12} + \frac{1}{R_{si,12}} + Y_4}, \quad (16)$$

$$Y_4 = j\omega C_{tsv,2} + j\omega C_{si,g2} + \frac{1}{R_{si,g2}}. \quad (17)$$

$Y_3$  and  $Y_4$  stand for the admittances of node 3 and node 4 to the environment, respectively. Here we assume TSV #2 is grounded. Then, the equivalent total capacitance of TSV #1 is:

$$C_1 = \frac{Y_1}{j\omega}. \quad (18)$$

From Equations (15)–(18) we see that at low and medium frequency, the equivalent capacitance of the TSV is frequency-dependent, and because the formulas involve the MOS capacitance, the capacitance also depends on the voltage imposed on the victim TSV.






Figure 7. A 5-TSV structure. (a) Top view. (b) The equivalent circuit model.

### 3.2. Multi-TSV structure

The RC equivalent circuit model for the two-TSV structure can be extended for a structure including more TSVs. In Figure 7, we show a structure with 5 TSVs and its corresponding equivalent circuit. In this structure, we have one victim TSV and 4 aggressor TSVs. The symbol convention of the circuit elements is the same as that in the two-TSV example. Because our purpose is to model the signal integrity on the victim TSV, the electrostatic couplings among the aggressor TSVs are ignored in this equivalent circuit. As shown in experiment results, this simplification hardly harms the modeling accuracy. In the equivalent circuit,  $C_{tsv}$ 's can be calculated with the analytical approach, while  $C_{si}$ 's can be extracted with the FRW based solver. Because the method for extracting the electrostatic capacitances is very general, the layout of TSVs can be arbitrary. So, if the horizontal wires are present in the structure, we just need to add some electrostatic capacitances (extracted by the FRW based approach) to the circuit for comprehensive electrostatic/semiconductor modeling.

### 3.3. Extraction algorithm flow

According to the above discussion, we can easily obtain a RC equivalent circuit from the layout of the TSVs in 3D IC. As for the extraction of RC elements in the circuit, the techniques in Section 2 are employed. The algorithm for extracting the RC elements is given as follows.

---

**Algorithm 1:** The RC extraction algorithm for TSV structures

**Input:** Geometry and material parameters of the structure, the victim TSV for consideration, the voltage of the victim TSV.

**Output:** Values of R and C elements in the equivalent circuit.

1. Run the FRW based electrostatic capacitance extractor to obtain the values of  $C_{si}$ 's.
2. Calculate the parallel  $R_{si}$ 's with Equation (14).
3. Calculate the  $C_{TSV}$ 's with the formulas in Section 2.1.

---

With the RC elements extracted, we obtain the equivalent circuit like in Figure 7(b). Then, the lump port parameters can

be calculated. For example, the total frequency-dependent capacitance can be calculated with Algorithm 2.

---

**Algorithm 2:** The algorithm for calculating the total lump capacitance of the victim TSV

**Input:** Equivalent RC circuit of the structure, signal frequency  $\omega$ .

**Output:** The total lump capacitance of victim TSV  $C_1$ .

1.  $Y_m = j\omega C_{si, g1} + 1/R_{si, g1}$ .
2. For ( $i = 2; i \leq n; i++$ ) //  $n$  is the number of TSVs
  - $Y_i = j\omega C_{tsv, i} + j\omega C_{sig, i} + 1/R_{sig, i}$ ;
  - $Y_m = Y_m + (j\omega C_{si, li} + 1/R_{si, li}, Y_i/(j\omega C_{si, li} + 1/R_{si, li} + Y_i))$ ;
- End For.
3.  $Y_1 = j\omega C_{tsv, 1}, Y_m/(j\omega C_{tsv, 1} + Y_m)$ .
4.  $C_1 = \text{real}(Y_1/(j\omega))$ .

---

In Algorithm 2, we assume that the aggressor TSVs are grounded. If this is not the case, the total lump capacitance can also be derived by solving the circuit equation.

In Algorithm 1, most computational time is used to perform the FRW based electrostatic extraction. Due to the merits of the FRW based algorithm<sup>[8]</sup>, the RC extraction algorithm is versatile, and more efficient than the approach performing electrostatic/semiconductor simulation for the whole structure. In the experiments, we will demonstrate the benefits of the proposed method.

## 4. Numerical results

We have used the FRW program for electrostatic capacitance extraction and written a Matlab program for MOS capacitance calculation. For the structures including two, five and nine TSVs, we have tested our algorithms. The Sdevice simulator, which employs FEM for overall electrostatic/semiconductor simulation, is also run to validate the accuracy and efficiency of the proposed method. All experiments are carried out on a Linux server with an Intel Xeon E5-263 2 GHz CPU, and 32 GB memory. The accuracy criterion of the FRW extraction algorithm<sup>[8]</sup> is set to 1% 1- $\sigma$  error. In all test cases, the silicon properties are the same as those in the




Figure 8. Results comparison on 2-TSV model.




Figure 9. Results comparison on 5-TSV model.

experiment in Section 2.1. The temperature is the room temperature.

#### 4.1. 2-TSV case

The 2-TSV structure in Section 3.1 is tested to verify the accuracy of the proposed techniques. The DC bias voltage is zero for the aggressor TSV. For each TSV, the diameter is  $2.5 \mu\text{m}$ , the thickness of the oxide linear is  $118.2 \text{ nm}$ , and the length is  $20 \mu\text{m}$ . The pitch is  $20 \mu\text{m}$ . The electrostatic capacitance between TSVs ( $C_{\text{si},12}$ ) is  $2.4 \text{ fF}$  and the electrostatic capacitances between TSVs and the substrate ( $C_{\text{si},\text{gi}}$ ) are both  $1.48 \text{ fF}$ . The MOS capacitance of a TSV is shown in Figure 3.

A comparison of the analytical method and Sdevice results is plotted in Figure 8, while Sdevice simulation with high-density grid is considered accurate. From the figure, we find that the maximum discrepancy between the both technologies is  $4.9\%$  for signal frequencies from  $10 \text{ kHz}$  to  $500 \text{ MHz}$  when the victim TSV bias voltage equals to  $V_{\text{th}}$ . The discrepancy of both results is within  $3\%$ , when the victim TSV voltage varies from  $0$  to  $3 \text{ V}$ .

#### 4.2. 5-TSV case

For the 5-TSV structure in Figure 7, the parameters of each TSV and the pitch between the victim and the aggressor are the same as those in the 2-TSV case. The electrostatic capacitance between the victim and aggressor ( $C_{\text{si},1j}$ ) is  $1.36 \text{ fF}$ , between the victim and substrate ( $C_{\text{si},\text{g}1}$ ) it is  $0.316 \text{ fF}$  and between the aggressor and substrate ( $C_{\text{si},\text{g}j}$ , except for  $C_{\text{si},\text{g}1}$ ) it is  $0.851 \text{ fF}$ . A comparison of the analytical method and Sdevice results is plotted in Figure 9. From the figure we see that the maximum discrepancy between both technologies is  $4.6\%$  at the signal frequency from  $10 \text{ kHz}$  to  $40 \text{ MHz}$  when victim TSV bias voltage equals to  $V_{\text{th}}$ . The maximum discrepancy at  $500 \text{ MHz}$  signal frequency is  $5.1\%$ , while the victim TSV voltage changes. The results show the model matches well with the Sdevice.

#### 4.3. 9-TSV case

For further verification of the proposed method, we consider a 9-TSV case where eight aggressor TSVs form a square




Figure 10. Results comparison on 9-TSV model.

and one victim TSV exists in the center. The electrostatic capacitances between the substrate and the victim, the aggressor in the vertex and the midpoint of sides of the square are  $0.08$ ,  $0.657$  and  $0.244 \text{ fF}$ , respectively. The electrostatic capacitances between the victim and the aggressor in the vertex and the midpoint of sides of the square are  $0.383$  and  $1.08 \text{ fF}$ . The comparative results of the difference are shown in Figure 10. From the figure we see that the discrepancy between both technologies is within  $3\%$  at the signal frequency from  $10 \text{ kHz}$  to  $800 \text{ MHz}$  when victim TSV bias voltage equals to  $V_{\text{th}}$ . The maximum discrepancy at  $800 \text{ MHz}$  signal frequency is  $4.8\%$ , while the victim TSV voltage changes. According to these structures, the proposed method is verified with the accepted loss of accuracy. For this larger case, the accuracy of the proposed method is higher.

In previous experiments, very dense discretization grids are employed in the Sdevice to guarantee that it produces the most accurate results. To compare the runtime of the proposed method fairly, we reduce the grid numbers in the Sdevice (#grid) to make it produce results with a similar accuracy to the proposed method. Under  $100 \text{ MHz}$  signal frequency, the three structures are extracted with the Sdevice and the proposed method, respectively. The runtime comparisons are given in Table 2. For the 2-TSV case, the proposed method costs more

Table 2. Runtime comparison of proposed method and Sdevice.

| Case  | Sdevice |          | Proposed method |         |
|-------|---------|----------|-----------------|---------|
|       | #Grid   | Time (s) | Time (s)        | Speedup |
| 2-TSV | 3476    | 52.5     | 159.7           | 0.33X   |
| 5-TSV | 8464    | 147.8    | 13.8            | 11X     |
| 9-TSV | 14562   | 236.3    | 5.0             | 47X     |

time since the FRW algorithm is not beneficial for a small case. For cases with more TSVs, the runtime of the FRW is reduced. Comparing with the 2-TSV case, the runtime of the proposed method is reduced evidently for 5-TSV and 9-TSV cases. This is because more conductors around the master conductor actually make the random walks terminate earlier. On the contrary, the runtime of the Sdevice increases with the increase of TSV number because the discretization grids involved quickly increase. We see that the speedup ratio of the proposed method over Sdevice simulation increases with the number of TSVs, and reaches 47 $\times$  for the 9-TSV case. With these cases, the acceleration of the proposed method is verified for a multi-TSV structure.

## 5. Conclusions

In this paper, we have explored the comprehensive parasitic RC model and the extraction method for TSVs in 3D IC. Combining the analytical method for calculating the MOS capacitance and the FRW based extraction for electrostatic coupling capacitances, an efficient modeling and extraction framework is proposed. For several TSV structures, the total coupling capacitance on a victim TSV is extracted with the proposed framework and the Sdevice simulator. Within the signal frequencies from 10 kHz to 1 GHz and for different TSV voltages, the proposed method produces capacitance with an error of no more than 5%. As for the computational speed, the proposed method is up to 47 $\times$  faster than the Sdevice simulation based method. The results show that the proposed method has good accuracy, and is very efficient especially for large

structures.

## References

- [1] Synopsys Inc. Sentaurus device user guide. Ver. A-2008.09. Mountain View, CA, 2008
- [2] Katti G, Stucchi M, De Meyer K, et al. Electrical modeling and characterization of through silicon via for three-dimensional ICs. *IEEE Trans Electron Devices*, 2010, 57(1): 256
- [3] Liu C, Song T, Cho J, et al. Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC. *Proc Design Automation Conference (DAC)*, 2011: 783
- [4] Savidis I, Friedman E G. Closed-form expressions of 3-D via resistance, inductance, and capacitance. *IEEE Trans Electron Devices*, 2009, 56(9): 1873
- [5] Kim D H, Mukhopadhyay S, Lim S K. Fast and accurate analytical modeling of through-silicon-via capacitive coupling. *IEEE Trans Components, Packaging and Manufacturing Technology*, 2011, 1(2): 168
- [6] Chang Y J, Chuang H H, Lu Y C, et al. Novel crosstalk modeling for multiple through-silicon-vias (TSV) on 3-D IC: experimental validation and application to Faraday cage design. *Proc International Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)*, 2012: 232
- [7] Peng Y, Petranovic D, Lim S K. Fast and accurate full-chip extraction and optimization of TSV-to-wire coupling. *Proc Design Automation Conference (DAC)*, San Francisco, 2014: 1
- [8] Yu W, Zhang C, Wang Q, et al. Random walk based capacitance extraction for 3D ICs with cylindrical inter-tier vias. *Proc International Conference on Computer-Aided Design (ICCAD)*, San Jose, 2014: 702
- [9] Sze S M. *Physics of semiconductor devices*. New York: Wiley, 1981
- [10] Yu W, Zhuang H, Zhang C, et al. RWCap: a floating random walk solver for 3-D capacitance extraction of VLSI interconnects. *IEEE Trans Computer-Aided Design*, 2013, 32: 353
- [11] Yu W, Wang X. *Advanced field-solver techniques for RC extraction of integrated circuits*. Springer Inc., 2014
- [12] Nabors K, White. J Fastcap: a multipole accelerated 3-D capacitance extraction program. *IEEE Trans Computer-Aided Design*, 1991, 10(11): 1447