

# Statistical extraction and modeling of inductance considering spatial correlation

Zhigang Hao · Sheldon X.-D. Tan · E. Tlelo-Cuautle ·  
Jacob Relles · Chao Hu · Wenjian Yu ·  
Yici Cai · Guoyong Shi

Received: 28 January 2011 / Revised: 9 July 2011 / Accepted: 13 July 2011 / Published online: 22 July 2011  
© Springer Science+Business Media, LLC 2011

**Abstract** In this paper, we present a novel method for statistical inductance extraction and modeling for interconnects considering process variations. The new method, called *statHenry*, is based on the collocation-based spectral stochastic method where orthogonal polynomials are used to represent the statistical processes. The coefficients of the partial inductance orthogonal polynomial are computed via the collocation method where a fast multi-dimensional Gaussian quadrature method is applied with sparse grids. To further improve the efficiency of the proposed method, a random variable reduction scheme is used. Given the interconnect wire variation parameters, the resulting method can derive the parameterized closed form of the inductance value. We show that both partial and loop inductance variations can be significant given the width and height variations. This new approach can work with any existing inductance extraction tool to extract the variational partial and loop inductance or impedance. Experimental results show that our method is orders of

magnitude faster than the Monte Carlo method for several practical interconnect structures.

**Keywords** Inductance extraction · Statistical · Spatial correlation · Process variation

## 1 Introduction

It is well accepted that process-induced variations have a huge impact on circuit performance in sub-100 nm VLSI technologies [2, 3]. A significant portion of these variations are purely random in nature [4]. As a result, variation-aware design methodologies and statistical computer-aided design (CAD) tools are widely believed to be the key to mitigate this grand challenge for 45 nm technologies and beyond [3, 4]. Variational considerations have to be incorporated into every step of the design and verification process to ensure reliable chips and profitable manufacturing yields.

In this paper, we investigate the impact of geometric variations on the extracted inductance values (partial or loop). Parasitic extraction algorithms have been intensively studied in the past to estimate the resistance, capacitance, inductance, and susceptance of 3-D interconnects [5–8]. Many efficient algorithms like the FastCap [7], FastHenry [6] and FastImp [8] were proposed based on the boundary element method (BEM) or volume discretization methods (for partial element equivalent circuit (PEEC) based inductance extraction [5]). In the nanometer regime, circuit layout will have significant variations, both systematic and random, coming from the fabrication process. Some recent research works have been proposed using different variational models for capacitance extraction while considering process variations [9–12]. However, less research has been done on variational inductance extraction in the past.

---

This paper is an extended version of the SM2ACD 2010 workshop paper [1].

---

Z. Hao · G. Shi  
Shanghai Jiao Tong University, Shanghai 200240,  
China

S. X.-D. Tan (✉) · J. Relles  
University of California, Riverside, CA 92521, USA  
e-mail: stan@ee.ucr.edu

E. Tlelo-Cuautle  
INAOE, Puebla, Mexico

C. Hu · W. Yu · Y. Cai  
Tsinghua University, Beijing 10084, China

We propose a new statistical inductance extraction method, called *statHenry*, based on a spectral stochastic collocation scheme. This approach is based on the Hermite orthogonal polynomial representation of the variational inductance. *StatHenry* applies the collocation idea where the inductance extraction process is performed many times in pre-determined sampling positions so that the coefficients of the orthogonal polynomials can be computed using the weighted least square method. The number of samplings is  $O(m^2)$ , where  $m$  is the number of variables for the second order Hermite polynomials. If  $m$  is large, the approach will lose its efficiency compared to the Monte Carlo method. To mitigate this problem, a weighted principle factor analysis method is performed to reduce the number of variables by exploiting the spatial correlations of variational parameters. Experimental results show that the new method is orders of magnitudes faster than the Monte Carlo method with very small errors for several practical interconnect structures. We also show that typical variation for the width and height of wires (10–30%) can cause significant variations to both partial and loop inductance.

The rest of this paper is organized as follows: Sect. 2 presents the statistical inductance extraction problem, Sect. 3 reviews the orthogonal polynomial chaos based stochastic sampling methods, and Sect. 4 presents our new statistical inductance extraction method. Then in Sect. 5 we present the experimental results and Sect. 6 concludes this paper.

## 2 Problem formulation

For a system with  $m$  conductors, we first divide all conductors into  $b$  filaments. The resistance and inductance of all filaments are respectively stored in matrices  $R_{b \times b}$  and  $L_{b \times b}$ , each with dimensions  $b \times b$ .  $R$  is a diagonal matrix with its diagonal element

$$R_{ii} = \frac{l_i}{\sigma a_i} \quad (1)$$

where  $l_i$  is the length of filament  $i$ ,  $\sigma$  is conductivity and  $a_i$  is the area of the cross section of filament  $i$ .  $L$  is a dense matrix,  $L_{ij}$  can be represented as in [6]:

$$L_{ij} = \frac{\mu}{4\pi a_i a_j} \int_{V_i} \int_{V_j} \frac{\mathbf{l}_i \mathbf{l}_j}{\|\mathbf{r} - \mathbf{r}'\|} dV_i dV_j \quad (2)$$

where  $\mu$  is permeability,  $\mathbf{l}_i$  and  $\mathbf{l}_j$  are unit vectors of the lengthwise direction of filaments  $i$  and  $j$ ,  $\mathbf{r}$  is an arbitrary point in the filament, and  $V_i$  and  $V_j$  are the volumes of filaments  $i$  and  $j$ , respectively. Assuming magnetoquasistatic electric fields, the inductance extraction problem is then finding the solution to the discretized integral equation:

$$\left( \frac{l_i}{\sigma} \right) I_i + j\omega \sum_{j=1}^b \left( \frac{\mu}{4\pi a_i a_j} \int_{V_i} \int_{V_j} \frac{\mathbf{l}_i \mathbf{l}_j}{\|\mathbf{r} - \mathbf{r}'\|} dV_i dV_j \right) I_j = \frac{1}{a_i} \int_{a_i} (\Phi_A - \Phi_B) dA \quad (3)$$

where  $I_i$  and  $I_j$  are the currents inside the filaments  $i$  and  $j$ ,  $\omega$  is the angular frequency, and  $\Phi_A$  and  $\Phi_B$  are the potentials at the end faces of the filament. Equation 3 can be written in the matrix format as

$$(R + j\omega L)I_b = V_b \quad (4)$$

where  $I_b \in \mathcal{C}^b$  is the vector of  $b$  filament currents,  $V_b$  is a vector of dimension  $b$  containing the filament voltages. We will first solve for the inductance between one conductor, which we will call the primary conductor, and all others, which we will call the environmental conductors. To do this, we set the voltages of filaments in our primary conductor to unit voltage and voltages of all other filaments to zero. Therefore  $I_b$  can be calculated by solving a system of linear equations. Together with the current conservation (Kirchhoff's current law) equation

$$MI_b = I_m \quad (5)$$

on all the filaments, where  $M$  is an adjacent matrix for the filaments and  $I_m$  is the currents of all  $m$  conductors. By repeating this process with each of the  $m$  conductors as the primary conductor, we can obtain  $I_{m,i}$ ,  $i = [1, \dots, m]$  vectors which form a  $m \times m$  matrix  $I_p = [I_{m,1}, I_{m,2}, \dots, I_{m,m}]$ . Since the voltages of all primary conductors have been set to unit voltage previously, the resistance and inductance can be achieved respectively from the real part and the imaginary part of the inverse matrix of  $I_p$ . The authors in [6] proposed a hierarchical multipole algorithm *FastHenry* to solve (4) (5). The *FastHenry* is efficient as it is proved to be one order of magnitude faster than solving (4) (5) using tradition methods and retain the same accuracy. Since our proposed *statHenry* is sampling based, we run the *FastHenry* package [13] to obtain the extracted inductance value on each sample.

Process variations affecting conductor geometry are reflected by changes in the width and height of the conductors. We ignore the length of the wires as the variations are typically insignificant compared to its magnitude. These variations will make each element in the inductance matrix follow some kinds of random distributions. Solving this problem is done by deriving the random distribution and then effectively computing the mean and variance of the inductances with the given geometric randomness parameters. In this paper, we assume that width and height in each filament  $i$  are disturbed by random variables  $\Delta n_{w,i}$  and  $\Delta n_{h,i}$ , which gives us:

$$w_i' = w_i + \Delta n_{w,i} \tag{6}$$

$$h_i' = h_i + \Delta n_{h,i} \tag{7}$$

where the size of  $\Delta x_i$  is a Gaussian distribution  $|\Delta x_i| \sim N(0, \sigma^2)$ . The correlation between random perturbations on each wire’s width and height are governed by an empirical formulation such as the widely used exponential model

$$\gamma(r) = e^{-r^2/\eta^2} \tag{8}$$

where  $r$  is the distance between two panel centers and  $\eta$  is the correlation length. The most straightforward method is to use a Monte Carlo(MC) based simulation to obtain distribution, mean, and variance of all those inductances. Unfortunately, the MC method will be extremely time consuming and more efficient statistical approaches are needed.

### 3 Review of spectral stochastic based methods

In this section, we briefly review the spectral stochastic and orthogonal polynomial chaos (PC) based stochastic analysis methods.

In the following,  $\zeta(\theta)$  is a random variable expressed as a function of  $\theta$ , which is the random event. Hermite PC (HPC) utilizes a series of polynomials, which are orthogonal with respect to the Gaussian distribution, to facilitate stochastic analysis [14, 15]. These polynomials are used as an orthogonal basis to decompose a random process.

We note that for Gaussian and log-normal distributions, using Hermite polynomials are the best choice, as they lead to an exponential convergence rate [14]. For distributions which are neither Gaussian nor log-normal, there are other orthogonal polynomials such as Legendre for uniform distribution, Charlier for Poisson distribution, and Krawtchouk for Binomial distribution, etc [16, 17].

To simplify the explanation, only one random variable is considered and the one-dimensional Hermite polynomials are expressed as follows:

$$H_0^1(\zeta) = 1, H_1^1(\zeta) = \zeta, H_2^1(\zeta) = \zeta^2 - 1, H_3^1(\zeta) = \zeta^3 - 3\zeta, \dots \tag{9}$$

The Hermite polynomials are orthogonal with respect to a Gaussian weighted expectation (the superscript  $n$  is dropped to simplify notation):

$$\langle H_i(\zeta), H_j(\zeta) \rangle = \langle H_i^2(\zeta) \rangle \delta_{ij}, \tag{10}$$

where  $\delta_{ij}$  is the Kronecker delta and  $\langle *, * \rangle$  denotes an inner product, defined as:

$$\langle f(\zeta), g(\zeta) \rangle = \frac{1}{\sqrt{(2\pi)^n}} \int f(\zeta)g(\zeta)e^{-\frac{1}{2}\zeta^T \zeta} d\zeta. \tag{11}$$

Given a random variable  $v(\zeta)$ , where  $\zeta = [\zeta_1, \dots, \zeta_n]$  denotes a vector of orthonormal Gaussian random variables with zero mean, the random variable can be approximated using a truncated Hermite PC expansion [14]:

$$v(\zeta) \approx \sum_{k=0}^P a_k H_k^n(\zeta), \tag{12}$$

where  $n$  is the number of independent random variables,  $H_k^n(\zeta)$  are  $n$ -dimensional Hermite polynomials, and  $a_k$  are the deterministic coefficients. The number of terms,  $P$ , is given by

$$P = \sum_{k=0}^p \frac{(n-1+k)!}{k!(n-1)!}, \tag{13}$$

where  $p$  is the order of the Hermite PC. According to the Galerkin method, the truncation error is minimized [14] when

$$\langle v(\zeta), H_k(\zeta) \rangle = \langle \sum_{j=1}^P a_j H_j(\zeta), H_k(\zeta) \rangle. \tag{14}$$

Based on the orthogonality of Hermite polynomials, the right part of the above equation equals zero when  $j \neq k$ . The coefficients,  $a_k$ , can then be represented as:

$$a_k(t) = \frac{\langle v(\zeta), H_k(\zeta) \rangle}{\langle H_k^2(\zeta) \rangle}, \forall k \in \{0, \dots, P\}. \tag{15}$$

The key issue is to compute the coefficients  $a_k(t)$  with an efficient numerical integration method, which is discussed in the next section.

### 4 New statistical inductance extraction method—*statHenry*

In this section, we present the new statistical inductance extraction method—*statHenry*. The new method is based on stochastic analysis method where the integration of (11) in (15) is computed via an improved numerical quadrature method. Our new method is based on the efficient multi-dimensional numerical Gaussian quadrature. We will first review the numerical Gaussian quadrature method, followed by the improved Smolyak quadrature.

#### 4.1 Gaussian quadrature technique

The Gaussian quadrature method is an efficient numerical method for computing the definite integral of a function

[18]. Using this method, we can compute the coefficients  $a_k(t)$  in (15). Next, we will review this method, which uses the Hermite polynomial shown below.

Our goal is to determine the numerical solution to the integral equation  $\langle x(\xi), H_j(\xi) \rangle$ . In our problem, this is a one-dimensional numerical quadrature problem based on Hermite polynomials [18]. Thus, we have

$$\begin{aligned} \langle x(\xi), H_k(\xi) \rangle &= \frac{1}{\sqrt{(2\pi)}} \int x(\xi) H_k(\xi) e^{-\frac{1}{2}\xi^2} d\xi \\ &\approx \sum_{i=0}^P x(\xi_i) H_i(\xi_i) w_i \end{aligned} \tag{16}$$

Here we have only a single random variable  $\xi$ .  $\xi_i$  and  $w_i$  are Gaussian Hermite quadrature abscissas (quadrature points) and weights.

The Quadrature rule states that if we select the roots of the  $P$ th Hermite Polynomial as the quadrature points, the quadrature is exact for all polynomials of degree  $2P - 1$  or less for (16). This is called  $(P - 1)$ -level accuracy of the Gaussian-Hermite quadrature.

For multiple random variables, a multi-dimensional quadrature is required. The traditional way of computing a multi-dimensional quadrature is to use a direct tensor product based on one dimensional Gaussian Hermite quadrature abscissas and weights [19]. With this method, the number of quadrature points needed for  $n$ -dimensions at level  $P$  is about  $(P + 1)^n$ , which is well known as the curse-of-dimensionality.

### 4.2 Sparse grid technique

Smolyak quadrature [19], also known as sparse grid quadrature, is used as an efficient method to reduce the number of quadrature points. Let us define a one-dimensional sparse grid quadrature point set  $\Theta_1^P = \{\gamma_1, \gamma_2, \dots, \gamma_P\}$ , which uses  $P + 1$  points to achieve degree  $2P + 1$  of exactness. The sparse grid for an  $n$ -dimensional quadrature at degree  $P$  chooses points from the following set:

$$\Theta_n^P = \bigcup_{P+1 \leq |\mathbf{i}| \leq P+n} (\Theta_1^{i_1} \times \dots \times \Theta_1^{i_n}) \tag{17}$$

where  $|\mathbf{i}| = \sum_{j=1}^n i_j$ . The corresponding weight is:

$$w_{j_1 \dots j_n}^{i_1 \dots i_n} = (-1)^{P+n-|\mathbf{i}|} \binom{n-1}{n+P-|\mathbf{i}|} \prod_m w_{j_m}^{i_m} \tag{18}$$

where  $\binom{n-1}{n+P-|\mathbf{i}|}$  is the combinatorial number and  $w$  is the weight for the corresponding quadrature points. It has been shown that interpolation on a Smolyak grid ensures a bound for the mean-square error [19]

$$|E_P| = O\left(N_p^r (\log N_p)^{(r+1)(n-1)}\right),$$

where  $N_p$  is the number of quadrature points and  $k$  is the order of the maximum derivative that exist for the delay function. The number of quadrature points increases as  $O\left(\frac{n^P}{(P)!}\right)$ .

It can be shown that a sparse grid of at least level  $P$  is required for an order  $P$  representation. The reason is that the approximation contains order  $P$  polynomials for both  $x(\xi)$  and  $H_j(\xi)$ . Thus, there exists  $x(\xi)H_j(\xi)$  with order  $2P$ , which requires a sparse grid of at least level  $P$  with an exactness degree of  $2P + 1$ .

Therefore, level 1 and level 2 sparse grids are required for linear and quadratic models, respectively. The number of quadrature points is about  $2n$  for the linear model, and  $2n^2$  for the quadratic model. The time cost is about the same as the Taylor-conversion method, while keeping the accuracy of homogenous chaos expansion.

In addition to the sparse grid technique, we also employ several accelerating techniques. Firstly, when  $n$  is too small, the number of quadrature points for sparse grid may be larger than that of direct tensor product of a Gaussian quadrature. For example, if there are only 2 variables, the number is 5 and 15 for level 1 and 2 sparse grid, compared to 4 and 9 for direct tensor product. In this case, the sparse grid will not be used. Secondly, The set of quadrature points (17) may contain the same points with different weights. For example, the level 2 sparse grid for 3 variables contain 4 instances of the point (0,0,0). Combining these points by summing the weights reduces the computational cost of  $x(\gamma_i)$ .

### 4.3 Variable decoupling and reduction

Even with sparse grid quadrature, the number of sampling points still grow quadratically with the number of variables. As a result, we should further reduce the number of variables by exploiting the spatial correlations of the given random width and height parameters of wires.

We start with independent random variables as the input of the spectral stochastic method. Since the height and width variable of all wires are correlated, this correlation should be removed before using the spectral stochastic method. We first present the following result as our theoretical basis for decoupling the correlation of those variables [20].

**Proposition 1** For a set of zero-mean Gaussian distributed variables  $\xi^*$  whose covariance matrix is  $\Delta n$ , if there is a matrix  $L$  satisfying  $\Delta n = LL^T$ , then  $\xi^*$  can be represented by a set of independent standard normal distributed variables  $\xi$  as  $\xi^* = L\xi$ .

Note that the solution for decoupling is not unique. For example, Cholesky decomposition can be used to seek  $L$  since the covariance matrix  $\Delta n$  is always a semi-positive definite matrix. However Cholesky decomposition cannot reduce the number of variables. Principle factor analysis (PFA) [10] can substitute Cholesky decomposition when variable reduction is needed. Eigen-decomposition on the covariance matrix yields:

$$\Delta n = LL^T, L = (\sqrt{\lambda_1}e_1, \dots, \sqrt{\lambda_n}e_n), \tag{19}$$

where  $\{\lambda_i\}$  are eigenvalues in order of descending magnitude, and  $\{e_i\}$  are corresponding eigenvectors. PFA reduces the number of components in  $\zeta$  by truncating  $L$  using the first  $k$  items.

The error of PFA can be controlled by  $k$ :

$$err = \frac{\sum_{i=k+1}^n \lambda_i}{\sum_{i=1}^n \lambda_i}, \tag{20}$$

where bigger  $k$  leads to a more accurate result. PFA is efficient, especially when the correlation length is large. In our experiments, we set the correlation length being 8 times of width of wires. As a result, PFA can reduce the number of variables from 40 to 14 with an error of about 1% in an example with 20 parallel wires.

#### 4.4 Variable reduction by weighted PFA

Principle factor analysis for variable reduction considers only the spatial correlation between wires, while ignoring the influence of the inductance itself. One idea is to consider the importance of the outputs during the reduction process. We follow the recently proposed weighted PFA (wPFA) technique to seek better variable reduction efficiency [21].

If a weight is defined for each physical variable  $\zeta_i$ , to reflect its impact on the output, then a set of new variables  $\zeta^*$  are formed:

$$\zeta^* = W\zeta \tag{21}$$

where  $W = \text{diag}(w_1, w_2, \dots, w_n)$  is a diagonal matrix of weights. As a result, the covariance matrix of  $\zeta^*$ ,  $\Delta n(\zeta^*)$ , now contains the weight information and performing PFA on  $\Delta n(\zeta^*)$  leads to the weighted variable reduction. Specifically, we have

$$\Delta n(\zeta^*) = E(W\zeta(W\zeta)^T) = W\Delta n(\zeta)W^T \tag{22}$$

and denote its eigenvalues and eigenvectors by  $\lambda_i^*$  and  $e_i^*$ . Then, the variables  $\zeta$  can be approximated by the linear combination of a set of independent dominant variables  $\zeta^*$  :

$$\zeta = W^{-1}\zeta^* \approx W^{-1} \sum_{i=1}^k \sqrt{\lambda_i^*} e_i^* \zeta_i^*. \tag{23}$$

The error controlling process is similar to (20), but using the weighted eigenvalues  $\lambda_i^*$ . For inductance extraction, we take the partial inductance of the deterministic structure as the weight, since this normal structure reflects an approximate equality of inductance compared with the variational structure. By performing wPFA in the same example with 20 parallel wires, 40 variables can now be reduced to 8 rather than 14 when using PFA (more details in the experimental results).

#### 4.5 New extraction algorithm: *statHenry*

After introducing all the important pieces from related works, we are now ready to present our new algorithm—*statHenry*. Figure 1 is a flowchart of the proposed algorithm.


### 5 Experimental results

In this section, we compare the results of the proposed *statHenry* method against the Monte Carlo method and a simple orthogonal polynomial based spectral stochastic collocation method with the sparse grid technique but without variable reduction, called *HPC*. The proposed method *statHenry* has been implemented in Matlab 8.0. All the experimental results were obtained using a computer with a 1.6 GHz Intel Quad Core i7-720 and 4 GB memory running Microsoft Windows 7 Ultimate operating system. We use *FastHenry* [6, 13] to do inductance extraction for each sample and the version of *FastHenry* is 3.0.

In our experiment, we set up four test casts to examine our algorithm: 2 parallel wires, 5 parallel wires, 10 parallel wires and 20 parallel wires (shown in Fig. 2). In all four models, all of the wires have a width of 1  $\mu\text{m}$ , length of

<b>Algorithm:</b> STATHENRY
<b>Input:</b> Wires with variational width and heights
<b>Output:</b> The Hermite polynomial coefficients of the partial or loop inductance values of the wires, $L(\xi)$
<ol style="list-style-type: none"> <li>1. Perform variable reduction based on weighted PFA.</li> <li>2. Generate the <math>n</math>-dimensional Smolyak quadrature point sets of second order <math>\Theta_n^2</math> and corresponding weight set <math>w_n</math>.</li> <li>3. For <math>i = 1</math> to <math>\text{size}(\Theta_n^2)</math></li> <li>4.     Perform <i>FastHenry</i> for each sample.</li> <li>5. end</li> <li>6. Compute the coefficients of Hermite polynomials for the partial or loop inductance values <math>d(\xi)</math></li> </ol>

**Fig. 1** The proposed *statHenry* algorithm



**Fig. 2** Four test structures used for comparison

6  $\mu\text{m}$ , and pitch between them of 1  $\mu\text{m}$ . The unit of the inductances in the experiment results is pico-henry (pH).

We set the standard deviation as 10% of the wire widths and wire heights and the correlation length  $\eta$  being 8  $\mu\text{m}$  to indicate a strong correlation.

First, we compare the accuracy of the three methods in terms of the mean and standard deviations of loop/partial inductances. The results are summarized in Table 1. In the table we report the results from four test cases as mentioned. In each case, we report the results for partial self inductance on wire 1 ( $L11_p$ ), and loop inductance between wire 1 and 2 ( $L12_l$ ). Columns 3–4 are the mean value, standard deviation value for the Monte-Carlo method (MC). And columns 5–12 are the mean value, standard deviation value and their errors comparing with Monte Carlo method for the simple orthogonal polynomial based method (HPC) and the new method. The average error of the mean and standard deviation of HPC method is 0.05 and 2.01% compared with Monte Carlo method while that of *statHenry* method is 0.05 and 2.06%, respectively. The Monte Carlo results comes from 10,000 FastHenry runs.

It can be seen that *statHenry* is very accurate for both mean and standard deviation compared with the HPC method and Monte Carlo method. We observe that a 10% standard deviation for the width and height results in variations from 2.73 to 5.10% for the partial and loop inductances, which is significant for timing.

Next, we show the CPU time speedup of the proposed method. The results are summarized in Table 2. It can be seen that *statHenry* can be about two orders of magnitude faster than the Monte Carlo method. The average speedup of the HPC method and *statHenry* method are 54.1 and 349.7 compared with Monte Carlo method. We notice that with more wires, the speedup goes down. It is expected as more wires leads to more variables, even after the variable reduction. And the number of samplings in the collocation method are  $O(m^2)$  for second-order Hermit polynomials, where  $m$  is the number of variables. As a result, the speedup goes down as more samplings are needed to compute the coefficients while Monte-Carlo has the fixed number of samplings (10,000 for all cases).

Table 3 shows the reduction effects using PFA and wPFA for all the cases under the same errors. We can see that with weighted PFA (wPFA), we can achieve lower reduced variable number and fewer quadrature points for sampling thus better efficiency for the entire extraction algorithm.

Finally, we study the variational impacts of partial and loop inductances under different variabilities for width and height using *statHenry* and the MC method.

The variation statistics are summarized in Table 4. Here we report the results for standard deviations from 10 to 30% for width and height for *statHenry* method and Monte Carlo method for 10 parallel wire case. As the variation due to process imperfections grow as the technology advances, we can see that inductance variation will also grow. Considering a typical  $3\sigma$  range for variation, a 30% standard deviation means that width and height changes can reach 90% of their values. It can be seen that with the increasing variations of width and height (from 10 to 30%), the *std/mean* of partial inductance grows from 2.75 to 8.65% while that of loop inductance grows from 5.10 to 15.9%, which can significantly impact the noise and delay of the wires. The average error of mean and standard deviation of *statHenry* is 0.33 and 1.75% compared with Monte Carlo for all variabilities of width and height. From

**Table 1** Accuracy comparison (mean and variance values of inductances) among Monte Carlo, HPC and *statHenry*

Wires	Inductance	Monte Carlo		HPC		Error		<i>statHenry</i>		Error	
		Mean (pH)	Std (pH)	Mean (pH)	Std (pH)	Mean (%)	Std (%)	Mean (pH)	Std (pH)	Mean (%)	Std (%)
2	$L11_p$	2.851	0.080	2.850	0.078	0.02	2.31	2.850	0.078	0.03	2.47
2	$L12_l$	3.058	0.158	3.057	0.156	0.05	1.50	3.056	0.155	0.06	2.21
5	$L11_p$	2.849	0.078	2.851	0.078	0.08	0.86	2.851	0.078	0.07	0.24
5	$L12_l$	3.054	0.155	3.058	0.156	0.11	1.01	3.058	0.156	0.11	0.70
10	$L11_p$	2.852	0.079	2.853	0.078	0.01	1.23	2.853	0.078	0.02	1.37
10	$L12_l$	3.059	0.159	3.060	0.156	0.05	1.55	3.060	0.156	0.05	1.74
20	$L11_p$	2.852	0.081	2.853	0.078	0.03	3.74	2.853	0.078	0.03	3.82
20	$L12_l$	3.059	0.163	3.060	0.156	0.04	3.88	3.060	0.156	0.05	3.96

**Table 2** CPU Runtime comparison among MC, HPC and *statHenry*


Wires	MC Time (s)	HPC Time (s)	Speedup (vs MC)	<i>statHenry</i> Time (s)	Speedup (vs MC)
2	5394.4	32.6	165.4	9.8	550.4
5	7442.8	192.5	38.7	12.6	589.1
10	8333.5	893.7	9.3	42.5	195.9
20	13698.3	4532.9	3.0	215.8	63.5

**Table 3** Reduction effects of PFA and wPFA

Wires	Original	PFA		wPFA	
	Variables	Reduction	Points	Reduction	Points
2	4	4	45	2	15
5	10	4	45	2	15
10	20	6	91	4	45
20	40	14	435	8	153

**Table 4** Variation impacts on inductances using *statHenry*


variation	Monte Carlo***		<i>statHenry</i>		Error	
	Mean	Std	Mean	Std	Mean (%)	Std (%)
10 parallel wires $L_{11_p}$ (pH)						
10%	2.852	0.079	2.853	0.078	0.02	1.37
20%	2.872	0.163	2.862	0.160	0.35	1.84
30%	2.890	0.245	2.879	0.249	0.36	1.45
10 parallel wires $L_{12_l}$ (pH)						
10%	3.059	0.159	3.060	0.156	0.05	1.74
20%	3.097	0.325	3.078	0.319	0.61	1.84
30%	3.128	0.484	3.110	0.495	0.56	2.26



**Fig. 3** The loop inductance  $L_{12_l}$  distribution changes for the 10 parallel wire case under 30% width and height variations

this, we can see that the results of *statHenry* agree closely with MC under different variations.

Figures 3 and 4 show the loop (for wire 1 and wire 2,  $L_{12_l}$ ) and partial inductance distributions (for wire 1 itself,



**Fig. 4** The partial inductance  $L_{11_p}$  distribution changes for the 10 parallel wire case under 30% width and height variations

$L_{11_p}$ ) under 30% deviations of width and heights for the 10 parallel wire case.

### 6 Conclusion

In this paper, we have proposed a new statistical inductance extraction method, called *statHenry*, for interconnects considering process variations with spatial correlation. This new method is based on the collocation-based spectral stochastic method where orthogonal polynomials are used to represent the variational geometrical parameters in a deterministic way. Statistical inductance values are then computed using a fast multi-dimensional Gaussian quadrature method with sparse grid technique. Then, to further improve the efficiency of the proposed method, a random variable reduction scheme based on weighted principle factor analysis is applied. Experimental results show that our method is orders of magnitudes faster than the Monte Carlo method with very small errors for several practical interconnect structures. We also show that both partial and loop inductance variations can be significant for the typical 10–30% standard variations of width and heights of interconnect wires.

**Acknowledgement** This work is funded in part by NSF grant under no. CCF-0448534, CCF-1017090 and CCF-1116882 and in part by National Natural Science Foundation of China (NSFC) grant under No. 60828008, No. 61076034 and No. 60876089, in part by UC-MEXUS-CONACyT CN-09-310, in part by the China Ministry of Education Special Fund for Doctoral Education Program (20090073110056) and Graduate Student Overseas Research Program of Shanghai Jiao Tong University. E. Tlelo-Cuautle thanks CONACyT for the sabbatical leave grant from INAOE.

### References

- Relles, J., Ngan, M., Tlelo-Cuautle, E., Tan, S.-D., Hu, C., Yu, W., et al. (2010). Statistical extraction and modeling of 3-d inductance with spatial correlation. In *2010 XIth international workshop on symbolic and numerical methods, modeling and*

- applications to circuit design (SM2ACD), October 2010 (pp. 1–6).
2. Chiang, C., & Kawa, J. (2007). *Design for manufacturability*. New York: Springer.
  3. Rutenbar, R. (2007). Next-generation design and EDA challenges. In *Proceedings of Asia South Pacific design automation conference (ASPDAC)*, January 2007 (keynote speech).
  4. Nassif, S. (2007). Model to hardware correlation for nm-scale technologies. In *Proceedings of IEEE international workshop on behavioral modeling and simulation (BMAS)*, September 2007 (keynote speech).
  5. Ruehli, A. E. (1974). Equivalent circuits models for three dimensional multiconductor systems. *IEEE Transactions on Microwave Theory and Techniques*, 22(3), 216–220.
  6. Kamon, M., Tsuk, M., & White, J. (1994). FastHenry: A multipole-accelerated 3D inductance extraction program. *IEEE Transactions on Microwave Theory and Techniques*, 42, 1750–1758.
  7. Narbos, K., & White, J. (1991). FastCap: A multipole accelerated 3D capacitance extraction program. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 10(11), 1447–1459.
  8. Zhu, Z., Song, B., & White, J. (2003). Algorithms in FastImp: A fast and wideband impedance extraction program for complicated 3-d geometries. In *Proceedings of the design automation conference (DAC)* (pp. 712–717). New York, NY, USA: ACM.
  9. Zhu, H., Zeng, X., Cai, W., Xue, J., & Zhou, D. (2007). A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology. In *Proceedings of the design automation and test in Europe (DATE)* (pp. 1514–1519).
  10. Jiang, R., Fu, W., Wang, J. M., Lin, V., & Chen, C. C.-P. (2005). Efficient statistical capacitance variability modeling with orthogonal principle factor analysis. In *Proceedings of the international conference on computer-aided design (ICCAD)* (pp. 683–690).
  11. Zhu, Z., & White, J. (2005). FastSies: A fast stochastic integral equation solver for modeling the rough surface effect. In *Proceedings of the international conference on computer-aided design (ICCAD)* (pp. 675–682).
  12. Zhou, Y., Li, Z., Tian, Y., Shi, W., & Liu, F. (2007). A new methodology for interconnect parasitics extraction considering photo-lithography effects. In *Proceedings of the Asia South Pacific design automation conference*, January 2007 (pp. 450–455).
  13. FastHenry Package, <http://www.fastfieldsolvers.com/links.htm>.
  14. Ghanem, R. G., & Spanos, P. D. (2003). *Stochastic finite elements: A spectral approach*. Mineola: Dover Publications.
  15. Xiu, D., & Karniadakis, G. (2003). Modeling uncertainty in flow simulations via generalized polynomial chaos. *Journal of Computational Physics*, 187(1), 137–167.
  16. Ghanem, R. (1999). The nonlinear Gaussian spectrum of log-normal stochastic processes and variables. *Journal of Applied Mechanics*, 66, 964–973.
  17. Vrudhula, S., Wang, J. M., & Ghanta, P. (2006). Hermite polynomial based interconnect analysis in the presence of process variations. *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, 25(10).
  18. Iserles, A. (1996). *A first course in the numerical analysis of differential equations* (3rd edn). Cambridge: Cambridge University.
  19. Novak, E., & Ritter, K. (1999). Simple cubature formulas with high polynomial exactness. *Constructive Approximation*, 15(4), 449–522.
  20. Zhang, W., Yu, W., Wang, Z., Yu, R. J. Z., & Xiong, J. (2008). An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation. In

- Proceedings of the design automation and test in Europe (DATE)*, Munich, Germany (pp. 580–585).
21. Yu, W., Hu, C., & Zhang, W. (2009). Variational capacitance extraction of on-chip interconnects based on continuous surface model. In *Proceedings of IEEE/ACM design automation conference (DAC)*, July (pp. 758–763).



analysis, symbolic analog circuit analysis and statistical power analysis.



**Zhigang Hao** received the B.S. and M.S. degree in Electronics Engineering from Shanghai Jiao Tong University, Shanghai, China, in 2005 and 2008, respectively. He is now pursuing the Ph.D. degree in the same university. He is a visiting scholar with the department of Electrical Engineering, University of California, Riverside from 2010 to 2011. He is also a summer intern of Synopsys in 2008. His research interests include symbolic interconnect analysis, symbolic analog circuit analysis and statistical power analysis.

**Sheldon X.-D. Tan** received his B.S. and M.S. degrees in electrical engineering from Fudan University, Shanghai, China in 1992 and 1995, respectively and the Ph.D. degree in electrical and computer engineering from the University of Iowa, Iowa City, in 1999. He is a Professor in the Department of Electrical Engineering, University of California, Riverside, CA. He is the Associate Director of Compute Engineering Program (CEN) at Bourn College of Engineering at UC Riverside. He also is a cooperative faculty member in the Department of Computer Science and Engineering at UCR. His research interests include statistical modeling, simulation and optimization of mixed-signal/RF/analog circuits, fast thermal analysis and modeling for microprocessors and platform systems, parallel circuit simulation techniques based on GPU and multicore systems, and embedded system designs based on FPGA platforms. He also co-authored book “Symbolic Analysis and Reduction of VLSI Circuits” by Springer/Kluwer 2005 and “Advanced Model Order Reduction Techniques for VLSI Designs” by Cambridge University Press 2007. Dr. Tan now is serving as an Associate Editor for three journals: ACM Transaction on Design Automation of Electronic Systems (TODAE), Integration, The VLSI Journal, and Journal of VLSI Design. Dr. Tan received Outstanding Oversea Investigator Award from the National Natural Science Foundation of China (NSFC) in 2008. He received NSF CAREER Award in 2004. Dr. Tan received the Best Paper Award from 2007 IEEE International Conference on Computer Design (ICCD’07), two Best Paper Award Nomination from 2005 and 2009 IEEE/ACM Design Automation Conferences, the Best Paper Award from 1999 IEEE/ACM Design Automation Conference. He served as a technical program committee member for DAC, ICCAD, ASPDAC, ICCD, ISQED, BMAS, ASICON.






**E. Tlelo-Cuautle** received a B.Sc. degree from Instituto Tecnológico de Puebla in 1993. He then received both M.Sc. and Ph.D. degrees from Instituto Nacional de Astrofísica, Óptica y Electrónica (INAOE), in 1995 and 2000, respectively. In 2001 he was appointed as professor-researcher at INAOE. From 2009 to 2010, he served as a Visiting Researcher in the Department of Electrical Engineering at the University of California Riverside, USA. He

has authored and edited four books, ten book chapters, 46 journal articles and around 100 conference papers. He is an IEEE Senior Member, IEICE Member, and a member of the National System for Researchers (SNI-Mexico). He serves in the editorial board of *Nonlinear Science Letters B: Chaos, Fractal and Synchronization*; *Trends in Applied Sciences Research*; and *Journal of Applied Sciences*. He regularly serves as a reviewer in high impact-factor international journals and conferences. His research interests include systematic synthesis and behavioral modeling and simulation of linear and nonlinear circuits and systems, chaotic oscillators, symbolic analysis, multi-objective evolutionary algorithms, and analog/RF and mixed-signal design automation tools.

**Jacob Relles** received the B.S. and M.S. degrees in Computer Science from University of California, Riverside, in 2006 and 2008, respectively. His research interest is GPU based parallel computing.

**Chao Hu** received the B.S. and M.S. degrees in Computer Science from Tsinghua University, Beijing, China, in 2007 and 2010, respectively. His research interest is statistical inductance and capacitance extraction.



**Wenjian Yu** received the B.S. and Ph.D. degrees in Computer Science from Tsinghua University, Beijing, China, in 1999 and 2003, respectively. In 2003, he joined Tsinghua University, where he is an Associate Professor with the Department of Computer Science and Technology. He has visited the Computer Science and Engineering Department of the University of California, San Diego (UCSD), for several times during the period from September

2005 to January 2008. His research interests include parasitic extraction, modeling and simulation of interconnects, and a broad

range of numerical methods. Dr. Yu was a Technical Program Committee member of the ACM/IEEE Asia South-Pacific Design Automation Conference (ASP-DAC) in 2005, 2007 and 2008, and a Technical Program Committee member of the International Workshop on System Level Interconnect Prediction (SLIP) in 2009. He was the recipient of the distinguished Ph.D. Award from Tsinghua University in 2003, and has served as a reviewer for the *IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems* and the *IEEE Transactions on Microwave Theory and Techniques*.



**Yici Cai** received B.S. degree in Electronic Engineering from Tsinghua University in 1983, M.S. degree in Computer Science and Technology from Tsinghua University in 1986, and Ph.D. degree in Computer Science from University of Science and Technology of China in 2007. She has been a professor in the Department of Computer Science & Technology, Tsinghua University, Beijing, China. Her research interests include physical design

automation for VLSI integrated circuits algorithms and theory, interconnection planning and optimization, and low-power physical design.



**Guoyong Shi** is currently a professor of School of Microelectronics, Shanghai Jiao Tong University in China. He received his Ph.D. degree in Electrical Engineering from Washington State University in Pullman, WA, USA. Before joining the university, he was a post-doctoral research fellow at the Department of Electrical Engineering, University of Washington in Seattle. He was co-recipient of the Donald O. Pederson Best Paper Award

from the IEEE Circuits and Systems Society in 2007. His current research interest includes the analog and mixed-signal design automation tools.